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Abstract
Petri nets (PNs) are most adequate for the modelling of the event-triggered behaviour of
asynchronous circuits, whose correctness is primarily concerned with freedom from hazards and
deadlocks. A recently proposed method for the verication of Petri nets is based on implicit
symbolic traversal of the net markings, which often yields better performance than using stan-
dard reachability graph analysis. It employs a Binary Decision Diagram (BDD) representation
of the boolean functions characterising the state space of the model. This method may, however,
suer from the problem of a bad ordering of the BDD variables. In this paper, we propose an
algorithm combining two approaches to PN verication: PN unfolding and BDD-based traver-
sal. We introduce a new application of the PN unfolding method. The results of unfolding
construction are used for obtaining the close to optimal ordering of BDD variables. The eect
of this combination is demonstrated on a set of benchmarks. The overall framework has been
used for the verication of circuits in an asynchronous microprocessor.
Keywords: asynchronous circuits, Binary Decision Diagrams, Petri Net unfolding, variable
ordering, verication
1 Introduction
Petri Nets (PNs) are widely used for modelling concurrent systems [11]. The list of applications of
PNs is growing rapidly and includes operating systems, asynchronous circuits, distributed systems
etc. An event-triggered paridigm in asynchronous circuit operation [19] makes them an excellent
testbed for Petri net modelling and analysis techniques.
Once a circuit has been represented in terms of a PN, the designer wants to check if its be-
haviour meets his/her requirements and expectations. Several methods exist that can be applied
for the verication of PN models. These methods can generally be divided into the following
categories: the reachability graph (reachability tree) approach; the linear algebraic approach; the
state space reduction methods; the partial order approach and the BDD-based symbolic traversal
methodswhich has recently acquired special attention. The latter have been shown to be capable of
verifying large state spaces at a relatively low cost. This feature has made this method attractive
and its application is currently being investigated.
Despite being powerful, the BDD-based verication techniques [14, 7] may suer from the
problem of bad ordering of the BDD variables. Using a proper variable ordering can yield signicant
reduction in the size of BDD, which in the worst case can be exponential to the number of variables.
Usually, it is assumed that the designer, using additional knowledge about the system, can provide
proper variable ordering. This obviously cannot be assumed in general.

Supported by grants from the Research Committee of the University of Newcastle upon Tyne and CVCP.
y
Supported by SERC grant No. GR/J 52327
1
In this paper, we propose a technique combining two approaches to the verication of PN-based
models: a specic type of the partial order approach, using PN unfoldings, and the PN reachability
symbolic traversal approach. We employ useful properties of the PN unfolding algorithm such
as boundedness and safety checks as well as the properties of its signal transition interpretation,
relevant to the hazard-freedom of the analyzed circuit. However, in the new framework, we nd a
new role for the PN unfolding, to produce a more ecient variable ordering.
This paper thus complements the contribution of [14, 7] and [9], and at the same targets its
application eort at the verication of circuit designs rather than their initial specications. We
have modelled and analysed a part of the circuitry in an asynchronous microprocessor, AMULET1.
This device has been recently developed at the University of Manchester by the group led by Steve
Furber. The design has been almost entirely carried out in the style of micropipelines, originally
presented by Ivan Sutherland in his Turing Award Lecture in 1989 [19]. Micropipeline circuit
components are easily converted into generic fragments of Petri nets, thereby providing a close
correspondence between the properties of circuits and those of their net models.
The paper is organised as follows. In section 2 we give a brief introduction to PNs and PN
unfoldings. Section 3 describes PN verication methods using the BDD-based traversal technique.
Section 4 describes the algorithm for obtaining variable ordering for a BDD generated for the
boolean function of the reachability set. Section 5 includes experimental results. The description
of the overall verication framework is given in Section 6. Finally, section 7 briey outlines the
application of our modelling techniques and tools for the verication of circuits in asynchronous
microprocessor Amulet1.
2 Petri Nets and Unfolding
A marked PN is a tuple N = hP; T; F;m
0
i where P and T are non-empty sets of places and
transitions respectively, F is a ow relation and m
0
is the initial marking. A PN is represented as
a graph with two types of nodes: places (circles) and transitions (bars or boxes). A marking of a
PN is denoted with tokens (thick dots). A transition is said to be enabled if all places that input
to it (the set of input places is denoted as t) contain at least one token. An enabled transition
can re producing a new marking. The ring of a transition removes one token from each input
places and adds one token in to each output place (the set of output places is denoted as t). The
set of markings that can be reached from the initial marking via all possible rings of transitions
is called the reachability set.
A PN is said to be nite if sets P and T are nite.
A PN is said to be k-bounded (or simply bounded) if there exists such k that at any reachable
marking the number of tokens in any place is not greater than k. A 1-bounded PN is called safe
PN. Further in this paper we will consider only nite safe PNs.
Usually a PN needs to be analysed for having certain properties such as boundedness, deadlock
freedom etc. Analysis of a PN can be done by building the reachability set. This can be done in the
form of the reachability tree denoting all possible sequences of red transitions (also called ring
sequences) or in the form of the reachability graph. The properties of a PN can be easily veried on
the reachability set, e.g. a deadlock is a node in the reachability graph with no arcs going out. The
major drawback of building the reachability graph in explicit form is that the number of its nodes
can be exponential to the number of transitions in the PN. As a way to analyse the PN behaviour
avoiding exponential explosion we can use the unfolding technique.
Analysis based on the PN unfolding (or partial runs of the PN) has been the subject of study in
a number of papers (e.g. [13, 6, 10, 17]). One of the most elaborated models is Change Diagrams
[6]. Implicitly imposing a FIFO ordering discipline on the token consumption from a place, this
technique has been proved to be able to analyse behaviour at the complexity of O(n
3
) in the
number of events. Unfortunately, Change Diagrams do not have any means of representing non-
determinism. An attractive technique introduced recently by McMillan [10] allows the reachability
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graph for an arbitrary PN to be represented in the form of unfolding. We view the unfolding as a
representation keeping concurrency relations between transitions and places of the original PN.
Here we only briey introduce the unfolding; with some useful notions and notation associated
with it.
Formally, the unfolding obtained from a PN, N , is an occurrence net N
0
= hP
0
; T
0
; F
0
; L
0
i where
P
0
; T
0
and F
0
are the set of places, the set of transitions and the ow relation of the unfolding
respectively and L
0
: (P
0
 T
0
) ! (P  T ) is the labelling function which labels every place and
transition of the unfolding as an occurrence of the corresponding place or transition of the original
PN.
We can dene the following notions representing the causal relations between occurrences.
 The history of an element of the unfolding is the minimal backward closed subset of elements
of the unfolding including the element itself.
 Two elements of the unfolding are said to be in conict if the histories of these two elements
include two distinct transitions such that t
0
1
\ t
0
2
6= ;. We will say that two elements are inde-
pendent (or concurrent) i they are not in conict and are not included into the histories of each
other.
The notions of conict and history of an element allow us to develop an algorithm for construct-
ing the unfolding from an arbitrary PN as follows:
while at least one transition added to Unfolding do
for each transition t in T of PN N do
nd untried set independent occurrences of t
if such set of occurrences exists then do
make a copy t
0
of transition t in the Unfolding, copy all output places of t
connect generated transition t
0
with appropriate occurrences of input and output places
end do
end do
end do
 A conguration is the backwards closed non-conicting subset T
0
. A special case of congu-
ration is local conguration of transition t
0
which is a minimal conguration including t
0
. In other
words it is a set of all transitions from the history of t
0
. A local conguration of t
0
is denoted as
dt
0
e.
 We can also dene the nal state of a conguration as a marking of the original PN which is
reached by ring transitions whose occurrences are in the conguration. Obviously, a conguration
may represent several ring sequences but nevertheless, due to the non-conictness property, any
ring sequence will lead to the same marking. It has been shown [10] that for any reachable marking
m of the original PN there exists a conguration in the unfolding such that its nal state is equal
to m and vice versa. Note that, since a local conguration is a particular case of conguration, it
also has the nal state.
It is easy to note that the algorithm given above may produce an innite unfolding, which
will make its analysis impossible. Therefore we would like to obtain some truncated form of the
unfolding. At the same time we require that all interesting properties of the original PN detectable
on the innite unfolding are preserved.
In [10] an algorithm for obtaining the truncated unfolding was given. We reproduce it below in
a somewhat simplied form:
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while Queue is not empty do
for each transition t in PN N do
nd an untried subset of non-conicting occurrences of t
if such set of occurrences exists then do
insert t
0
into the Queue in order of jdt
0
ej
end do
end do
pull the rst transition t
0
from the Queue
if there is no other occurrence t
0
c
with the same nal state such that jdt
0
c
ej < jdt
0
ej then do
make a copy t
0
of transition t in the Unfolding, copy all output places of t
connect generated transition t
0
with appropriate occurrences of input and output places
end do
end do
The above algorithm is guaranteed to terminate because no new transition such that jdt
0
c
ej <
jdt
0
ej and its successors will be added to the unfolding. This condition of termination is called the
cuto condition.
It has been noted in [17] that the truncated unfolding may not contain occurrences of all
transitions from the original PN. This can be solved by adding cuto points to the truncated
unfolding although still not exploring the unfolding after them.
As has been shown elsewhere [17], the above algorithm may produce a truncated unfolding
which may contain redundant occurrences of transitions. Redundant occurrences are those whose
nal state is equal to a marking already represented in the unfolding (i.e. there exists another
conguration in the unfolding whose nal state is exactly the same) and their presence in the
truncated unfolding does not add any information. Two reasons have been identied for this: i)
some occurrences have nal states of their local congurations equal to the nal states of other
occurrences; ii) some occurrences have nal states of their local congurations equal to the nal
states of other (non-local) congurations. An attempt to avoid the latter requires checking a newly
added nal state against the nal states of all existing congurations. This is equivalent to building
the reachability graph. The former redundancy can be avoided for certain classes of the PNs [17, 8]
by relaxing the cuto condition. However, in this work, we are not concerned with the cuto
condition itself and will assume that the right cuto condition is used for our examples. To work
with PNs the algorithm for obtaining the segment of unfolding used for our purposes is as follows:
while Queue is not empty do
for each transition t in PN N do
nd an untried subset of non-conicting occurrences of t
if such set of occurrences exists then do
insert t
0
into Queue in the order of jdt
0
ej
end do
end do
pull the rst transition t
0
from Queue
make a copy t
0
of transition t in the Unfolding, copy all output places of t
connect generated transition t
0
with appropriate occurrences of input and output places
if there exists another occurrence t
0
c
such that t
0
is a cuto then do
mark transition t
0
and its t
0
 as cuto point
end do
end do
Naturally, the cuto condition is chosen for a PN so that the segment of unfolding obtained
using the above algorithm fully represents the reachability graph and that the concurrency relations
between transitions and places can be determined from such a segment. At the same time the size
4
b)a)
a
c
d
b
1
1
1
1
0
0
0
0
1 0
b
a a
d
1 0
1 0
1 0
1 0
1 0
1
0
c
Figure 1: An example of dierent ordering of variables.
of the unfolding segment and the number of the actually visited markings is often much less (equal
for state-machine PNs) than the total size of the reachability graph (see section 5).
In Section 4 we will show how the segment of the unfolding can be used for ordering the variables
in the BDD for symbolic traversal of the PN behaviour.
3 Symbolic Traversal of Petri Net State Space
There are several methods of representing logic functions such as truth tables, Karnaugh maps,
minterm canonical form or the sum of products form. Operating with these representations is
inecient for relatively big logic functions.
Binary Decision Diagrams (BDDs) were proposed as a means of canonical representation of logic
functions in a graphical form. For a detailed introduction to BDDs and their basic manipulations,
the reader is referred to [2].
We will only briey introduce BDDs and explain how they can be used for PN analysis.
Consider a logic function given below:
f = a  b+ a  c+ a  d
We can construct a Binary Decision Tree for this function and order its variables a < b < c < d.
By operations on the Binary Decision Tree (merging equivalent nodes and eliminating the redundant
ones) we will arrive at the BDD given in gure 1a. Evaluating all three representations (boolean
function given above, Binary Decision Tree and the BDD given in gure 1a) of this function will
show that all these representations are identical. The number of the nodes in BDD for this variable
ordering is 4 while the number of nodes in Binary Decision Tree is 16.
Boolean binary operations on two functions represented by BDDs can be performed in polyno-
mial time in the size of BDDs [2].
It has been noted [2] that the size of BDD depends heavily on the order of the variables in the
function. For example using another order (c < b < a < d) for the same function will give a BDD
shown in gure 1b. In general, the size of BDD can be exponential in the number of variables,
however, in practical examples the BDD has usually a smaller size when the appropriate ordering
of its variables is used.
The use of BDDs for analysis of PNs has been explained in [14]. A marking of a PN N can
be represented by means of a Boolean vector V 2 2
jP j
. Then the fact that a place p
i
is marked is
denoted by the value of corresponding element V [i] is asserted to TRUE. A reachable marking m
n
corresponds to a vector V
n
and a Boolean function R
n
(V
i
) which evaluates TRUE for m
n
. Hence
the reachability set of a given PN can be represented symbolically as Boolean function R =
n
[
j=1
R
j
.
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From this representation, using structural information about a PN and standard Boolean func-
tions such as quantication and substitution, we can obtain all markings reachable from the initial
one via ring the transitions enabled at m. A detailed algorithm was developed [14] which uses the
BDD representation of the reached markings and iteratively constructs the symbolic representation
in the form of Boolean function. This method is called the symbolic traversal of PN. For clarity, we
will reproduce this algorithm here in slightly dierent form. We denote by T (f) a function which
returns a BDD representing the set of markings reachable from the markings represented by f .
Then the algorithm will look as follows:
New = BDD(m
0
)
Reached = BDD(FALSE)
while New 6= BDD(FALSE)do
Reached = Reached + New
New = T (New)
end do
The time of traversing a PN and the size of the BDD constructed during traversal strongly depends
on the order of variables which are dened on the places of the PN. If this ordering is unsatisfactory,
the use of symbolic traversal may simply be useless. Thus, nding an optimal ordering is a crucial
task for the symbolic approach. Avoiding a completely greedy enumeration of all possible orderings,
it is impossible to nd a good ordering without referring to extra information available from the
net. In the next section, we will introduce an algorithm which uses the unfolding segment built
from the original PN and helps to obtain an ordering yielding a BDD whose size is close to the
optimum.
4 Variable Ordering by Means of Unfolding
Using the BDDs for PN symbolic traversal analysis provides a powerful tool for analysis of the PN
specied behaviour. As indicated earlier, obtaining the ordering of variables such that the size of
BDD will be close to optimal is very important for ecient PN symbolic traversal.
Consider the BDD built for formula:
f = a 

b  c 

d+ a  b  c 

d+ a 

b  c 

d+ a 

b  c  d
which is given in gure 2. Each term of this has one variable in normal form and all the others in
complementary form. In general, these type of functions can be written in the following form:
f =
n
X
j=1
a
j

n
Y
i=1
(a
i
: i 6= j)
If each of the variables is associated with only one place in a PN, then such formula will evaluate
to TRUE for the markings which have only one place marked. This type of formulas is also used
in one-hot encoding technique [7]. Note, that the size of the BDD does not depend on the order
of the variables used in it. The size and structure of the BDD remain the same for any possible
orderings and furthermore it is essentially the same BDD which has some nodes renamed.
According to the algorithm of PN symbolic traversal, each of the places of the original PN
corresponds to a variable in the traverse function. Hence, any subset of places which can never
be marked at the same time of that PN will have its traverse function in the form given above.
We dene an ME-cluster (or simply cluster) as a set of places of the original PN that cannot be
marked simultaneously. The problem of dividing the places into clusters is NP-hard. Here we
suggest heuristics which allows a more ecient calculation of clusters of places to use for variable
ordering.
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Figure 2: An example of BDD.
The PN unfolding represents the concurrency relation between the transitions of a PN. Similarly,
we can obtain the concurrency relation between the places from the unfolding segment. This is
stated in the following proposition.
Proposition 1 Two places of a PN can be marked simultaneously i in the unfolding segment
obtained from the PN there exist two instances of these places that are concurrent.
Proof: [ if ] Obvious.
[ only if ] Since the concurrency relation between any pair of transitions can be determined
from the unfolding segment and for any occurrence all its output places are included in to
the unfolding segment, then any pair of places that can be marked simultaneously in the PN
will have corresponding concurrent occurrences.
Two concurrent places (transitions) are denoted as p
i
kp
j
(t
i
kt
j
). We can dene two places to be in
orthogonality relation i they are not concurrent. According to the above proposition we can easily
built a table, , of orthogonality relations between any two places which is calculated as follows:
[i; j] =
(
0 if p
i
kp
j
1 otherwise
From this table we can obtain clusters of mutually exclusive places.
For our heuristics we use an algorithm similar to the graph colouring algorithm given in [4] as
follows:
for each place p in P do
nd a cluster C in Clusters such that p is orthogonal to every p
i
in C
if such cluster C found then do
add p to C
else
add new cluster C
n
= fpg to Clusters
end do
end do
This is a greedy algorithm which does not check all the possible clustering of the PN. As it can
be easily seen, not every clustering of places will yield the smaller size of BDD. We can observe that
if the clusters are balanced in number of places contained in them, then such clustering produces
better results.
One of the possible ways to reach balanced clustering within our approach is to order the places
of the PN in the ascending order of their number of outgoing arcs. Then the places which can be
included into the largest number clusters will be considered last [15].
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Figure 3: Dining philosophers benchmark.
Obtaining clusters themselves is obviously not enough. Clusters should be also ordered with
the same goal | to minimise the size of BDDs. In order to achieve this we will use the notion
of the degree of orthogonality between two clusters P
i
and P
j
which is dened from the matrix of
orthogonality relations  as:

ij
= jffp
i
k
; p
j
n
g : [p
i
k
; p
j
n
] = 1gj
In other words, the degree of orthogonality is calculated as a number of mutually exclusive
pairs of places between two clusters. We will demonstrate this on the following example. Consider
a subnet, N
0
, taken alone from the PN shown in gure 3. After clustering we will obtain clusters
of places which are encircled by doted lines. Now we can calculate the degree of orthogonality
between every pair of clusters. We represent the resulting as a graph in gure 4a, where each node
corresponds to a cluster and the arcs are inscribed by the value of degree of orthogonality. Note
that we left only those arcs which represent that two cluster are connected. That is, there exists
at least one pair of places (p
1
; p
2
) belonging to two dierent clusters that exists a transition t such
that p
1
2 t and p
2
2 t.
At this point we can apply a simple greedy algorithm which will order the clusters according
to their degree of orthogonality. The algorithm itself is given below:
choose cluster with highest degree of orthogonality
add chosen cluster to the List
while not all clusters are in the List do
choose cluster which has highest degree of orthogonality with already
chosen clusters and is connected to larger number of chosen
clusters
add the chosen cluster at the end the List
end do
The illustration of our algorithm for our example is given in gure 4. Shaded nodes represent
the clusters added to the list. After the algorithm terminates we will obtain the following ordering
for places: p
1
; p
2
; p
3
; p
4
; p
5
; p
6
; p
7
; p
14
.
There should not be any illusions about the complexity of the suggested method. In the worst
case the complexity of building the unfolding for an arbitrary PN is exponential. However, it should
be taken into consideration that for most of the practical examples the unfolding construction can
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Benchmark Arbitrary order Clustering order Dynamic reorder
Time BDD size Time BDD size Time BDD size
10 phil 3.99 554 2.39 357 4.45 357
20 phil 18.33 1174 10.03 737 19.39 737
30 phil 42.93 1794 23.30 1117 44.48 1117
40 phil 76.93 2414 41.13 1497 79.18 1497
50 phil 122.05 3034 64.11 1877 126.37 1877
15 pipe 22.49 1639 12.17 715 22.87 1153
30 pipe 754.81 6694 352.13 2635 786.38 4518
45 pipe 6827.03 15149 2753.51 5755 6988.88 10665
Table 1: Experimental results
be done in O(n
3
). Also, the suggested colouring algorithm has O(n
2
) complexity. Both nding
the connectivity matrix and the matrix containing the degree of orthogonality will require O(n
2
).
Finally, the ordering of clusters has complexity O(n). Thus, the complexity of our ordering algo-
rithm using clustering will be O(n
2
) in the number of places of PN. Thus, in practical examples, the
complexity of the obtaining the variable ordering for BDD symbolic traversal of PNs is O(n
3
). This
situation is similar to the complexity of the reduced state space construction using the persistent
set [5] (or stubborn set [20]) methods.
5 Experimental results
We have implemented the unfolding algorithm in C++ running under Solaris2.3 on a Sun SPARC5.
The PN symbolic traversal software was developed in UPC
1
using the CMU
2
BDD package.
In order to show the practicality of the developed algorithm we applied it to a set of benchmarks
[15] which included such examples as dining philosophers (gure 3) and Muller pipelines. Both types
of models are scalable and can be easily grown by simply instantiating an additional number of
generic fragments. The results of our experiments on PN symbolic traversal and ordering algorithm
using PN unfolding can be observed from tables 1 and 2 respectively.
1
Universitat Politecnica de Catalunya, Spain
2
Carnegie-Mellon University, USA
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Benchmark Unfolding clustering
Time No. trans. Final states Total States
10 phil 0.60 50 41 4:86 10
6
20 phil 1.73 100 81 2:19 10
13
30 phil 3.66 150 121 1:03 10
20
40 phil 6.68 200 161  10
27
50 phil 10.74 250 201  10
34
15 pipe 1.11 70 66 6006
30 pipe 11.61 240 231 6:01 10
7
45 pipe 76.91 510 496 6:90 10
11
Table 2: Experimental results
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Figure 5: Results of the PN symbolic traversal of dining philosophers benchmark (a) and Muller
pipeline (b).
We have compared the results of the PN traversing using the ordering obtained by our algorithm
(the times include time for obtaining the new ordering and PN symbolic traversal) and some other
arbitrary, although not the worst, ordering of places. The third set of experiments includes the
results of variable reordering using the sift dynamic reordering procedure supplied with CMU BDD
package. Note that there exists an ordering of places in 10 dining philosophers benchmark for which
the traversal algorithm fails. This is the ordering which is given in italics in gure 3.
The comparison of the total times of traversing a PN with arbitrary ordering and traversing on
PN together with obtaining an unfolding segment and ordering on the places can be seen from the
graph in gure 5a. These are given for the dining philosophers benchmark. The results of dynamic
ordering are also given. In gure 5b we can observe the growth of BDD sizes for all three methods
for Muller pipeline benchmarks. Note that dynamic reordering yields bigger sizes of the BDDs in
this case.
6 Discussion and Overall Verication Framework
The results given in the previous section show that the ordering obtained using clustering with the
unfolding segment yields reduction in time and space while traversing BDD.
10
Benchmark PN unfolding (time sec.) PN traversal (time sec.)
10 phil 0.18 0.17
20 phil 1.32 0.85
30 phil 4.34 2.01
40 phil 10.40 3.66
50 phil 20.58 6.04
Table 3: Experimental results (deadlock detection)
A reasonable question arises: When is the application of unfolding pre-processing justied for
a better obtaining ordering?
Obviously, if the PN is an state-machine PN, then there is no need to run the pre-processing.
In this case there will be no concurrent places and the BDD will not depend on ordering.
On the other hand, if a PN has concurrent places and no specic \good" pre-ordering has
been made, which is often the case when the net description is generated as output data from
an automatic tool, then the unfolding pre-processing for obtaining the ordering according to the
clustering approach may reduce signicantly the time spent on the PN analysis.
However, it is known that the PN unfolding segment is not well-suited for the verication of
purely state-based properties such as deadlock freedom or unique state encoding in circuit synthe-
sis [7]. An algorithm for deadlock detection on truncated unfolding has been given in [10]. This
algorithm can be applied to the PN unfolding segment without any changes. The deadlock can
be identied as a maximal conguration of the PN unfolding segment which is in conict with all
cuto points. It has been shown that the problem of deadlock detection on unfolding can, in general
case, be exponential to the number of cuto points, although in practice it gives good results.
The comparison of times needed for deadlock-freedom verication, for both approaches, are
shown in table 3. We observe that once the BDD in PN symbolic traversal has been built, we can
check for deadlock freedom faster than using the PN unfolding segment. Note however, that the
PN symbolic traversal method is able to determine the existence of the deadlock in the PN and
show the deadlock marking but is not able to produce the ring sequence (commonly called trace)
leading into this deadlock. In the PN unfolding segment, due to the fact that the representation
keeps the relations between transitions, we can not only identify the deadlock but produce at least
one trace leading to this deadlock.
Another problem which can be eciently solved using the PN symbolic traversal is Complete
State Coding (CSC) problem. This problem is more known to asynchronous circuits designers
working with the PN-based formalism | Signal Transition Graph (STG) ([16, 3]). Informally, an
STG is a PN whose transitions are labelled with signal value transitions. Many useful results of PN
theory have been successfully used in STG verication. The designed STG is usually veried for
its implementability | if it is possible to implement a given STG as an asynchronous circuit. This
is checked on so a called State Graph (or Full State Graph [17]) which is essentially a reachability
graph with consistently assigned binary state vectors. Since the PN symbolic traversal represents
symbolically the whole reachability graph, this property can be checked more eciently using this
method [7].
The above discussion shows that both methods considered in this paper should be used in con-
junction, complementing each other (see gure 6). For relatively small examples, the PN unfolding
segment can be used both for obtaining the variable ordering for future PN symbolic traversal and
deadlock detection. When the examples grow larger, and there is more condence that deadlock
detection is rather a formality, it is more ecient to obtain the variable ordering and then proceed
to PN symbolic traversal. At the same time, the PN unfolding segment can be kept for later "back-
tracking" in the case the deadlock has been found during symbolic traversal, for the identication
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Figure 6: Analysis of PN using both methods.
of the oending trace.
While building the PN unfolding segment we also check for boundedness of the given PN.
In the case of unbounded PN the trace leading to unboundedness will be reported at the pre-
processing period without wasting time on more expensive traversal. Note that using the similar
segment (called STG unfolding segment [18]) in STG analysis also allows us to check the validity
of STG [17] \on-the-y", i.e. while building the segment itself. Thus, all the traces invalidating
the behaviour described by the STG will be reported at the earlier stage of the analysis.
7 Application to Asynchronous Circuit Verication
7.1 Modeling approach
The most advocated approach for the design of asynchronous circuits is a top-down design. This
refers to two major styles currently pursued by researchers. One is based on logic synthesis of
circuits from behavioural models, such as STGs. The other is based on decomposition of behavioural
specications until such specications are suciently simple that they can be converted into some
pre-designed circuit components. In the rst case, the Petri net model underlying the STG is
veried for its logical circuit implementability [7]. In the second case, designers often skip formal
top-down renements and instead resort to a bottom-up techniques. The nal implementation is
thus obtained in an "ad hoc" manner, by associating the behavioural paradigms directly with the
structural components of the circuit.
In our application we have been looking at exactly these types of designs. The existing circuits
need to be veried for their correct functioning. As a result of going \bottom-up", the issue of
correctness as a conformance between the specication and the implementation is not obvious.
Rather, the correctness criteria are more generic, such as ensuring that the circuit does not halt at
some state or does not produce hazardous spikes.
The use of a currently popular micropipeline approach [19] allows the designer to compose the
circuit from a set of primitive components, whose behaviour is purely event-triggered. This means
that all that matters in such circuits is the act of switching of a circuit signal from one level (say,
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logical 0) to another level (logical 1). The actual level is not important as long as the circuit is kept
in a proper operation cycle. Due to this nature of signal interpretation, we can associate most of
the elements of the asynchronous micropipeline circuits with corresponding PN fragments. Some
of the examples of the asynchronous circuit element representation are given in gure 7.
The main idea of this type of modelling is that the places are associated with wires and the
transitions with events on these wires. Since we do not distinguish between rising and falling signal
events in the event-triggered discipline, it is possible to associate one net transition with both.
It is also possible to optimise the model by deleting redundant transitions and places when the
fragments are connected together. For example, the XOR module can often be represented by only
two places (one for merging and the other to model the output wire), and one transition in between.
The eect of two or more inputs is made possible by connecting the places which correspond to the
sources of the inputs for the XOR directly to its merging place.
The model of the Select element has a special feature. The complete model shows the eect
of the environment which changes the state of input D (meaning \data"). Since D is a level-based
signal, its edges, denoted as D+ and D , are not \symmetric" as for event-based signals, and must
be modelled by separate net transitions. The gure does not show the origins of the logic that
switches D.
It is often the case that a good design is in fact a combination of the event-based and level-
based signalling styles therefore two types of components must be provided. In addition to the
above micropipeline elements, the designer may need to use logic gates. Figure 8 shows two simple
examples of such models, for an invertor and an OR-gate. This modelling is in fact a specic type
of STG, in which each signal y is associated with two places, representing its two logical states.
the groups of transitions labelled with y+ and y  are connected to these places in such a way that
the enabling/ring AND semantics of Petri net transitions, \corrected" through the appropriate
labelling mechanism, adequately represents either AND or OR conditions in the circuit logic. The
actual input \guards" for these transitions are formed using self-loop Petri net arcs from the places
associated with the state of the input signals to the gate.
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The use of self-loops, rather than \normal" input arcs is essential to this modelling method.
It only allows tokens to be moved from the state-holding places associated with signals by ring
transitions of the elements whose outputs are modelled by these inputs. Therefore, if one models
a circuit with inputs and outputs, the Petri net model of the circuit can only change the state of
the places associated with its outputs. The marking of the places for the input signals can only be
changed by the part of the net representing the circuit's environment.
7.2 Analysis of circuit behaviour
After the circuit elements have been translated into the PN net fragments, we can apply simple
composition (through places) to obtain the PN corresponding to the whole circuit. Then the PN
model of the whole circuit is veried along with the model of the environment.
What are the properties that need to be veried on the PN built from the asynchronous circuit?
If the circuit was built following the event-based signalling protocol, then we need to verify safeness
of the obtained PN. The safeness implies that the circuit does not have any hazards in it. This can
be easily seen from the following example.
The XOR element is supposed to have only one input changed at a time. If two inputs are
enabled concurrently, then this situation will lead into a hazardous state. Indeed, the rst change
of the signal a will cause the output signal to change its value whereas the next one will force it to
go back to the original one. Since none of the signals is restricted in time, they can happen close
enough to cause the spike at the output of the XOR gate. It can be shown in a similar way, by
considering an example of a Petri net model of a level-based circuit, that hazards on level based
signals are interpreted as non-persistency of Petri net transitions labelled with the corresponding
signal level changes. This also applies to some event-based signals. For example, we can check if
the inputs of the Select element (see Figure 7) are mutually exclusive by checking persistency of
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its transitions corresponding to outputs T and F.
We should however bear in mind that some signal transitions must be allowed to be non-
persistent. These are associated with the model of the Arbiter, where the eect of transition
disabling does not lead to hazards due to special analogue circuitry inside the Arbiter to resolve
metastability situation in a safe way.
As a real example, we have analysed the Memory Address Interface (MAI) of the AMULET [1]
asynchronous microprocessor (one of the most signicant design examples of the recent time). The
simplied diagram of the MAI is given in gure 10. It shows one of the main functionalities of this
circuit. The Memory Address Register (MAR) is represented by two transitions due to existence
of the select block in front of the MAR [12]. A simple analysis of this PN yields that the MAI
containing only one holding latch (HL) has a potential deadlock in it. This is the situation the
arbiter is won by the side write request. It can be observed that the MAI which has two holding
latches does not have such a problem.
By using the modelling approach described in the previous section, we have converted the
schematics of the MAI into a Petri net. This net was run through the verication framework
(combination of the unfolding and symbolic traversal techniques) outlined in Section 6. The results
of the verication showed that the circuit was correct both in terms of freedom from hazards and
deadlocks. Note that in the course of anlaysis for hazards (through checking both safety and per-
sistency with respect to non-arbitrating signals) we had to apply some special timing assumptions,
realistically placed by the designers, as the actual circuit was not intended to be completely speed-
independent [6]. They were added in the form of additional causality constraints (extra places)
into the Petri net model.
8 Conclusion
We have developed a new approach to the verication of Petri nets based on the combination of
partial order (PN unfolding) and symbolic traversal techniques. This approach uses an algorithm
for obtaining the ordering of variables in the BDD employed for symbolic traversal of the PN state
space. Experimental results show that our approach is practical for known set of benchmarks.
BDDs can represent big state spaces of PNs at a relatively small cost provided that proper
ordering has been found. The application of the PN unfolding segment as a pre-processing stage
gives a possible solution to this problem especially when the ordering supplied with a PN is unclear.
Our approach has been applied in the verication of circuits in an asynchronous microprocessor
built on the micropipeline principles. Such principles allow a relatively straightforward conversion
of circuits into Petri nets and a coherent interpretation of circuit correctness in terms of well-known
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Petri net properties, such as safeness, persistency and deadlock-freedom.
Further application should be found in the analysis of Signal Transition Graph specications.
This will also speed up the existing technique of verication of implementability of STG [7]. An
attractive issue here is that while building the unfolding we can easily check correctness of an
arbitrary STG. Such properties as boundedness/safeness, validity of the STG [17], persistency of
transitions and signals can be checked eectively during building the PN (or STG [17]) segment.
Thus the BDD will be constructed only for correct STGs and afterwards only implementability of
correct STGs will be checked.
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